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Abstract The analog divider based on transconductance multiplier is analyzed to determine its uncertainty due to voltage
offsets. In the paper is shown, the divider errors can be reduced.
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I. ANALOG DIVIDER
Sometimes it is needed to use analog computation of the
fact that it has wide bandwidth. The main element used
in this analog processing is the multiplier which can be
produced in many ways. The most popular multiplier is
the transconduktance circuit.
Math operations as a division, a square, a root are
realized based on multiplication function. The ratio circuit
(divider) consist of a multiplier connected as a feedback
element of an operational amplifier configuration. It is
called ”inverted multiplier” [1].
II. TRANSCONDUCTANCE DIVIDER ERRORS
The output of the practical divider will differ from the
theoretical ratio of its inputs by a generally unpredictable
influences. The equation of the real divider [2] can be
achieved:
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  (Yo +Wo): (1)
The block diagram of the circuit is shown in Figure 1.
Fig. 1. Scheme of the analog divider
III. COMPENSATION OF DIVIDER ERRORS
Sequence of operations to calibrate are:
1. Input voltage is set to zero, therefore equation (1) is
reduced to form:
Uout =
1
a
compensationz }| {
Uo   Zo
X +Xo
 (Yo +Wo): (2)
The nominator of first part equation is sum, therefore
it can be compensate as the whole. The sum will be zero
if Uout is constant and X is variable (ramp waveform).
For practical use it is used similar circuit to calibration
system for multiplier [3]. Correct scope traces of (Uo Zo)
compensation are presented on Figure 2a. If the expression
is not compensated, scope traces are similar to Figure 2b.
The denominator of expression (2) is working close zero
therefore divider is not stable.
2. The next step is compensation the term of operation
a) b)
Fig. 2. Compensation scope traces of the divider
 (Yo +Wo). In that case Uin = 0. The compensation is
finished if Uout = 0.
3. The last offset voltage which is needed compensation
is Xo. Compensation’s condition for ideal “a” factor is:
Uwy = const =
1
a
; (3)
for Uin = X = var.
IV. CONCLUSION
Errors of analog divider based on multiplier can be
reduced. Many of contemporary analog multipliers are
being compensated just in time production If higher ac-
curacy of ratio circuit is needed, external compensation
had to be done. In the paper it is presented simple errors
compensation method for the analog divider based on
”inverted multiplier”
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